• greyscale@lemmy.grey.ooo
      link
      fedilink
      English
      arrow-up
      1
      ·
      edit-2
      14 minutes ago

      Its actually not seperate cores, they’re RISCV or ARM, based on a switch. MilkV does that too with one of its chips. They’re mostly the same architecturally, theres something like 10% that gets enabled/disabled with each ISA selection.